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Abstract—Rapid changes in the semiconductor industry
will continue toward higher functionality that leads to higher
input/outputs (I/O) counts, pushing packaging towards higher
density architectures. In the next two to three years, the I/O pitch
will fall within 100   for area array die and 30   for periphery
die. That raises an important question to the packaging industry:
How will the rapid shrinkage of the I/O pitch affect the package
substrate for chip attaching? The answer is sub-10 micron copper
line technology. Theoretical and experimental studies on the
limitations of using mercury i-line ultraviolet photolithography
have been carried at the Packaging Research Center at Georgia
Tech. Furthermore, ultra fine copper line routing substrates
are demonstrated for flip chip attaching by using semi-additive
metallization process.
Index Terms—Flip-chip devices, interconnections, lithography,
packaging, printed circuit board (PCB) substrates, printed circuit
fabrication.
I. INTRODUCTION
T HE International Technology Roadmap for Semiconduc-tors (ITRS) [1] predicts that the pad pitch of micropro-
cessor packages will be 120 in 2011 and down to 95
in 2016 for area array flip chips [2] while the periphery pad
pitch would be down to 25 in 2016. A build-up substrate
consisting of multiple wiring layers with routing line width and
space below 10 will be needed. Fig. 1 illustrates the needs of
routing line width and space for an area array flip chip with I/O
pitch of 100 and pad diameter of 40 . For 60 spacing
between two adjacent pads, the line width must be 20 or
less so that two rows of copper lines can be routed between the
pitches. When three signal rows need to be accessed, 12
line width and space are required. If four signal rows need to be
accessed, 8.5 line and space becomes necessary. The max-
imum number of I/O escaped per layer is calculated and listed in
Fig. 1. The more the number of I/Os that are achieved (or fanned
out per layer), the greater is the reduction in layer count. The
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Fig. 1. Routing requirements for an area array flip chip with 100    pitch.
main advantage with lower layer count is the reduction in ma-
terial consumption and the time saving in fabrication, which re-
sult in lower cost. Using fewer layers, the number of processing
steps is also reduced, and the yield will be increased. In addi-
tion, the package will be more reliable. The realization of such
fine feature size, while maintaining low cost, is a key challenge
for the packaging industry.
Fig. 2 illustrates the advances of packaging technologies from
earlier dual inline package (DIP) technology [3] in the 1970s, to
surface mount technology (SMT) in the 1980s, such as quad flat
package (QFP) [4], etc. to current advanced IC packages, such
as ball grid array (BGA), chip scale package (CSP) [5], etc., in
the 1990s, and system-in-package (SIP) [6] in the 2000s, and to
highly integrated system-on-package (SOP) system technology
[7]. The SOP offers advantages over the 3-D packaging and
the SIP. The 3-D packaging is a general concept of stacking of
similar or dissimilar chips such as DRAMs with processor and
flash memory. The SIP goes beyond to embed actives and pas-
sives that are discrete, thick, and bulky components. The SOP
goes further in the ultimate 3-D integration of components in
thin-film form at microscale in the short term, and nanoscale in
the long term.
Photolithography is a dominant process used in microfabrica-
tion on both semiconductor and packaging board substrates. It
uses ultraviolet (UV) light to transfer and define a latent pattern
from a photomask to a light-sensitive photoresist. Then, chem-
ical treatment will engrave the relief pattern into the material un-
derneath the photoresist. There are three basic UV photolithog-
raphy methods: contact printing [8], proximity printing [9], and
projection imaging [9]. Proximity and contact printing technolo-
gies play a dominant role in the printed circuit board (PCB) and
1521-3323/$26.00 © 2010 IEEE
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Fig. 2. Packaging advances and Trends: DIP type package (1970s), SMT
(1980s), advanced IC packages (BGA, CSP, etc. 1990s, and SiP, 2000s), and
next generation SOP.
packaging industry, while projection imaging is used in semi-
conductor IC manufacturing.
The semiconductor industry has developed features of 30 nm
for high performance microprocessors. While the feature size
that the packaging industry can produce is about , a
huge technical gap exists between semiconductor industry and
packaging industry. In order to keep the pace with semicon-
ductor process development, a process for finer pitch wiring
substrate is necessary. In this paper, we investigate the key fac-
tors that hinder the finer feature size formation on packaging
substrates and explore the minimum size of lines and spaces that
can be obtained based on the high pressure mercury i-line photo-
lithography.
II. THEORETICAL ANALYSIS OF PROXIMITY
PHOTOLITHOGRAPHY
The pattern definition in the resist in proximity photolithog-
raphy is a two-step process consisting of a latent image for-
mation via the exposure, followed by development process to
generate a relief structure. Therefore, limitation factors in both
exposure and development processes will be considered. The
exposure process, as well as the post processes (e.g., baking
and developing), have to be optimized to realize fine lines and
spaces.
The primary resolution limitation of proximity photolithog-
raphy is diffraction of light at the edge of an opaque feature
on the photomask as the collimated UV beam passes through
an adjacent clear area. To simplify the analysis, the discussions
of diffraction effect are based on the assumption of fully spa-
tially coherent UV exposure light. Fig. 3(a) illustrates how light
is “bent” and diverted by an equal line and space grating (i.e.,
a grating with equal width of the wire and the space between
the adjacent wires) on the mask due to diffraction. The intensity
distribution of UV light inside the photoresist can be estimated
by computer simulation based on the Fresnel diffraction theory
[10]. As an example, the light intensity distribution of the UV
beam passing through a photomask (with 10 line and space
grating) on the photoresist is shown in Fig. 3(b), given an 80
air gap between the photomask and the resist. The light intensity
of the UV beam on the resist outside the desired exposure area
(as shown in Fig. 3(b), especially where the intensity is above
Fig. 3. (a) Schematic of UV light propagation through a photomask containing
a grating with equal lines (white rectangles) and spaces (black rectangles); and
simulation of light intensity distribution inside the photoresist at the wavelength
of 365 nm under the photomask of 10    line and 10    space, with (b) the
air gap of 80   , and (c) the air gap of 30   . The dotted lines in (b) and (c)
show the sensitivity threshold of the photoresist. For light intensity above the
threshold, the change in the material properties occurs.
the red line) is comparable to the threshold sensitivity of the re-
sist, which will result in the resist residue between the desired
patterns on the substrate and make it difficult to form structures
with 10 resolvable feature size under such exposure condi-
tions. While the air gap is reduced, the maximum light inten-
sity diffracted outside the open area of the mask decreases and
will eventually become negligible compared to the sensitivity
threshold of the resist. An example of this case for the fabri-
cation with a 30 air gap is shown in Fig. 3(c). It is clear
from Fig. 3(c) that 10 feature size structures can be achieved
under this exposing condition with 30 air gap using the op-
timized developing process.
III. EXPERIMENTAL STUDY AND DISCUSSION ON GAP EFFECT
To optimize the exposing and development processes, it
is necessary to study the sensitivity of the photoresist exper-
imentally. A layer of 7.5- -thick photoresist NT-90 was
spin-coated on a bare silicon substrate. The sample was covered
by a moving opaque mask at a constant speed under UV expo-
sure, so that the exposure dose varies linearly along the sample.
Then, the whole sample experiences the same postprocess
(baking and developing). The residual photoresist thickness
was measured by a contact surface profiler (DekTek 303). Fig. 4
shows the relationship between the residual photoresist NT-90
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Fig. 4. Experiment results for the residual photoresist thickness dependence on
the light exposure dose. The initial photoresist NT-90 thickness is 7.5   , and
the light intensity is 24     at the wavelength of 365 nm.
thickness and the exposure dose. From Fig. 4, we can define
two important parameters representing the threshold properties
of this negative photoresist: (the minimum
exposure dose required to produce insolubilized residue) and
(the minimum exposure dose for the full
sensitization of the resist). In the following experiments, a 10%
overexposing dose over (i.e., )
is applied to ensure the full sensitization of the whole layer of
the photoresist.
Well-controlled process conditions are necessary since the
minimum achievable feature size is very sensitive to the process
conditions, such as exposure dose, baking (temperature and
time), development (solution concentrations, temperature, and
time), etc.
Our experimental steps are as follows: 1) design a photomask
with three groups of testing comb structures. Each pattern group
contains comb structures with different lines and spaces from
2 to 84 , and these three groups are placed in parallel at
equal distance on the chromium mask, 2) spin-coat a layer of
8- -thick resist NT-90 on a silicon substrate, 3) place the pho-
tomask on the photoresist with a small tilting angle of 0.3 , so
that these test structures at different locations on the photomask
will have different air gaps to the photoresist, as shown in Fig. 5,
4) full-field UV exposure at the dose of 220 , 5) bake
and develop, and 6) measure the resolvable minimum feature
sizes by studying the defined features with optical microscopy
and scanning electron microscopy (SEM). All the patterns go
through the same exposure and development simultaneously.
Fig. 5 shows the schematic of the mask design and exposure
experimental setup. The gap distances between the mask and
the photoresist are 30 (d1), 60 (d2), and 90 (d3) for
the three different groups, respectively. A high pressure mer-
cury UV light source with collimated i-line output is employed
in the experiment. The minimum lines and spaces achieved in
our experiments are 7, 10, and 12 for gaps at 30, 60, and
90 , respectively. Fig. 6 shows the microscope image of a
comb structure with lines and spaces of 7 fabricated on an
8- -thick photoresist at the air gap of 30 . It is also found
that the contrast of line edge deteriorates as the gap distance in-
creases. When the photomask is laid down onto the photoresist
Fig. 5. Schematic of mask design and experimental setup for UV exposure at
different air gaps.
Fig. 6. Optical micrograph of fabricated comb structures with equal line width
and space. 7  lines and spaces are resolved on an 8-–thick photoresist at
a gap of 30  by using i-line UV lithography.
in the contact mode, i.e., the air gap is almost zero, 5 line
and space is achieved. Feature sizes less than 6 are difficult
to recognize under an optical microscope, thus, SEM pictures
are used for evaluation of such structures.
The Fresnel’s diffraction theory predicts a square root rela-
tionship between the minimum definable feature size of a
periodic structure and the product of the wavelength and the
air gap between mask and wafer [10]. Considering the thick-
ness of the photoresist, the minimum achievable can be
expressed as [11]
(1)
where is the thickness of the photoresist. The proportionality
factor is usually determined experimentally. If small toler-
ances of exposure and development in the photoresist are al-
lowed, is given a value of 3 [12]. Based on this assumption,
the following expression of is now widely used
(2)
Given the optimized fabrication recipe for NT-90 photoresist
and the facilities and environment in our substrate clean room,
the factor determined from our experimental data is 4. Thus,
in our experiment, is expressed as
(3)
The difference of proportionality factor in (2) and (3) is the
overall consequence of the entire fabrication factors, such as,
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Fig. 7. Calculated (dash lines) and fabricated minimum (solid) line and space
  at various air gaps between the photomask and the photoresist on an 8  
thick NT-90 photoresist under UV exporsure.
the difference in sensitivity of the chosen photoresist, properties
of the collimated UV light, and the mechanical stability of the
exposure system. Fig. 7 shows the curves of experimental min-
imum transferrable feature sizes and corresponding calculated
value, according to (2) and (3) at different air gaps. The experi-
mental data agree well with (3), except at the zero air gap. The
big size difference at the contact mode can be explained by the
process effect. In general, the aspect ratio of features that can be
developed for most resists is 1:1. In this experiment, the thick-
ness of the photoresist is 8 . If 2 line and space needs
to be resolved, the aspect ratio will be 4:1. It becomes harder to
remove the thick unexposed polymer with high aspect ratio in
the development process. The finest line and space that we ob-
tained is 5 (with the aspect ratio of 1.6:1).
IV. METALLIZATION TECHNIQUES FOR FINE
COPPER LINE FORMATION
Photoresists, dry film, or liquid, are used for image transfer
from photomasks to substrates [13]. A dry film is supplied as
a three-layer sandwich with a polyester cover layer and a poly-
ethylene separator sheet. This stack provides a reliable imaging
system with a suitable resolution and a simple process for high
volume production. The dry film has been the dominant process
for the image formation in the packaging and PCB industry.
In general, the minimum line and space that can be formed is
about 1.2 1.5 times the thickness of the resist in a manu-
facturing environment and down to 0.7 1.0 in a laboratory.
The thinnest dry film photoresist currently provided at produc-
tion volume is 15 (i.e., 0.6 mil). Therefore, the finest cir-
cuit traces that can be fabricated by using dry film photoresist is
about in production and in the labo-
ratory. Liquid photo-resist has higher imaging resolution ability
and can be formed in any thickness. As the advanced package
moves towards higher pin counters, finer pitch, and thinner pro-
file, liquid photoresist technology should be used. As the stripes
of photoresist get finer, the adhesion becomes weaker, and pho-
toresist adhesion promoter is needed.
Two types of processes typically used for metallization are
subtractive process and additive process [14]. The subtractive
process utilizes chemical solution to etch copper away through
Fig. 8. Microscopic picture of wet-etched copper traces of 20   line and
space on a 12- -thick copper foil on BT laminate. Note that the etched copper
traces have vertical walls, and rough surface of the copper foil limits the fine line
formation by etching.
open areas of photoresist to form the circuitry. Fig. 8 shows
copper traces of 20 feature size by etching 12 clad
copper foil with subtractive process on a Bismaleimide-Triazine
(BT) laminate board. Note that the etched copper traces have
sharp vertical walls and equal line and space widths. Further
reduction of the copper line width is limited by the roughness
of the bottom surface of the copper foil. Additive process uti-
lizes electrolytic plating to fill copper in the patterned photore-
sist (pattern plating). Electrolytic plating requires a thin con-
ductive layer as electrode, called the seed layer. There are two
ways to provide the electrode: 1) a very thin copper foil, e.g.,
3 , using resin coated copper (RCC) technology [15], or 2)
electroless copper plating [16] (0.5 thick) on resin. The ad-
ditive processes 1) and 2) actually are semi-additive processes
(SAP) [17]. The SAP consists of dielectric film surface treat-
ment [16], a thin layer of conductive layer (seed layer) forma-
tion, photoresist application, UV exposure, development, and
electrolytic plating. The surface treatment usually uses perman-
ganate etching to create topography of the resin, especially for
epoxy. For some advanced dielectrics, plasma is used to micro-
roughening of the resin or a combination of the two methods.
The created topography and micro-roughening of resin greatly
increases the surface area that results in the enhancement of ad-
hesion of plated copper on the resin. The thin layer of conduc-
tive layer is typically formed by electroless copper plating in the
PCB and packaging substrate fabrication. After copper is plated
to a designed thickness, the photoresist is stripped away and the
seed layer is etched off. This technology is currently well used
in high density packaging substrates and the PCB industry. The
method of SAP-II has the advantages of achieving fine feature
copper lines and high traces definition since only a half micron
copper seed layer needs to be removed. The minimum line width
achieved depends on the minimum size of the photoresist struc-
tures and the quality of process controls.
We have produced 10 copper lines and spaces by using
dry film photoresist in the Next Generation Substrate Labora-
tory of the Packaging Research Center (PRC) at Georgia Tech.
Fig. 9 shows four pairs of copper traces with lines and spaces
of 10, 15, 20, and 25 on an ajinomoto build-up film-based
(ABF-based) BT substrate by using a dry film DuPont pho-
toresist (MAX5015) with the thickness of 15 m. The developer
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Fig. 9. Microscopic picture of plated copper traces with line width and space
width of 10/15/20/25    on an ABF/BT substrate by using a dry film photo-
resist provided by DuPont. The copper thickness is 18   .
Fig. 10. Microscopic picture of the ultra-fine line routing on ABF build-up for
flip chip with 100    pitch. Bonding pad size is 40    in diameter. Line and
space is 8.6   ; three lines are routed within a pitch; and copper thickness is
8.5   . Routing capability is four rows per pitch and 10 000    .
of the DuPont photoresist is 0.8%–1.0% disodium carbonate.
The copper traces with the thickness of 18 are plated using
SAP II.
Fig. 10 shows the top view and the cross section of flip chip
mounting pad structures and routing lines on an ABF/BT sub-
strate by using the SAP II process. The pad diameter is 40
and the pitch is 100 . Also, there are three metal lines routed
in the pitch. The space between the adjacent pads is 60 ,
so the minimum routing line width is less than 8.6 . The
routing capability of 4 rows per pitch and 10 000 can
be achieved. Copper thickness measured is 8.5 . The aspect
ratio is 1:1. With process optimization, it is possible to form
line and space widths down to 5–6 with the SAP II process.
Fig. 11. SEM micrograph of copper traces with 7  lines and 6  spaces
on an ABF/BT substrate. The lower right shows a close look of the copper traces
and the dielectric surface.
Fig. 11 shows a SEM picture of copper lines with 7 line
widths and 6- -wide spaces. Again, the dielectric film is ABF,
and the substrate is glass fiber reinforcement BT laminate.
In order to improve SAP plated copper adhesion to the dielec-
tric surface and enhance catalyst adsorption, micro-roughening
the dielectric is required. The complex dielectric surface struc-
ture under the copper lines is shown in the magnified picture in
Fig. 11. It consists of particles embedded in the resin. The par-
ticles are fillers added to the resin for reducing the coefficient
of thermal expansion (CTE). The micro-roughness is formed
due to the permanganate etching during the chemical besmear
process. The micro-roughness interlocks the plated copper to
make the bond strength as high as more than 1 kg/cm. How-
ever, the surface topography and roughness creates a big chal-
lenge to fine line and space formation. During development, the
photoresist may lift off the particles and leave residues in the
recessed areas. It becomes difficult to form the circuitry traces
when the filler size becomes comparable to the line and space
size. Another factor that will affect the fine line lithography is
an undulating surface. The undulating surface is often caused
by the buried copper traces. The unexposed photoresist is easily
washed off on the convex areas and is difficult to wash off from
the concave areas on the undulating surface during develop-
ment. A smooth and flat surface is necessary for ultra fine line
lithography.
V. CONCLUSION
The theoretic analysis based on Fresnel diffraction indicates
that the key factors that hinder the finer feature size formation is
the air gap between the photoresist and the mask. To experimen-
tally study the dependence of the minimum transferable feature
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size on the air gap, we designed a simple and unique experi-
ment that guarantees the same resist thickness and the same opti-
mized fabrication process for the group samples under different
air gaps. The experimental data confirm the validity of the the-
oretic analysis. We also showed that an expression for the min-
imum transferable feature size is obtained from the experiments.
Furthermore, we explored the metallization techniques for fine
copper line formation, and demonstrated 8.5- copper line
routing substrates by using semi-additive metallization process
in the PRC at Georgia Tech. We believe that this investigation on
the Sub-10 copper routing circuitry technique is important
and fundamental for the future flip chip substrate packaging.
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